


Fig. 1
Prior Art



~~PLL Synchronization and Retiming at 1 / 5 Data Rate~~
~~using Multiphase VCO and D-Type PFD~~


Figure # 2

Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	SynchState	RetimeState
X	0	0	1	1	1	4
1	X	0	0	1	2	5
1	1	X	0	0	3	1
0	1	1	X	0	4	2
0	0	1	1	X	5	3


TABLE 1: Synchronization and Retiming State Identification. Fig. 3

SynchState	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Clock Late wrt Data
1	(0)	0	0	1	1	1
1	(1)	0	0	1	1	0
2	1	(0)	0	0	1	1
2	1	(1)	0	0	1	0
3	1	1	(0)	0	0	1
3	1	1	(1)	0	0	0
4	0	1	1	(0)	0	1
4	0	1	1	(1)	0	0
5	0	0	1	1	(0)	1
5	0	0	1	1	(1)	0

TABLE 2: Determination of Timing Correction Fig. 4



Clock and Data Aligned
Figure 25




Clock Lags Data

Figure 36

May 2, 2000

D-Boerstler



Clock Leads Data

Figure 4




Figure 5: Multiphase PLL using D-type Phase Detector




Figure 7: Phase Detector

Data samples clocks





Figure 8. POS & NEG



28 ↗

12

Figure 8: Switchport





Figure 10: Retime-Latch

405
412



41
Figure 10: Multiphase PLL using Self-Correcting PD




Figure 1: Multiphase PD with Retime




Figure 12: PD Element

Clocks sample Data

SD₁




Figure 13: PFD1






Figure 15: MUX




~~Retime State 1 Timing~~
~~Clock and Data Aligned~~

Figure 20




Retime State 2 Timing
Clock and Data Aligned


Figure 321




~~Retime State 3 Timing~~
~~Clock and Data Aligned~~
 Figure 4²²




Retime State 4 Timing
Clock and Data Aligned
Figure 523



Retime State 5 Timing
 Clock and Data Aligned
 Figure 6 24




Clock and Data Aligned
Figure 25



Retime State 1 Timing

Clock Lags Data

Figure 8 26



Retime State 2 Timing
Clock Leads Data

Figure 27